

mom

Please type a plus sign (+) inside th

ie	box	\rightarrow	1	I
15	OOX		т	

PTO/SB/05 (1/98)
Approved for use through 09/30/00. OMB 0651-0032
Atent and Trademark Office: U.S. DEPARTMENT OF COMMERCE Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

UTILITY PATENT APPLICATION TRANSMITTAL

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Attorney Docket No.	X-560	US	
First Named Inventor or A		Carol	

Carol A. Fields System and Method for Assisting in the Development and Integration of Reusable Circuit Designs

Express Mail Label No. EH864833542US

			E1100403034200				
	TION ELEMENTS r 600 concerning utility patent ap	plication contents.	Assistant Commissioner for Patents ADDRESS TO: Box Patent Application Washington, DC 20231				
2. X Specification (prefer) - Description - Cross - Stater - Refer - Backg - Brief 5 - Brief 1	ransmittal Form (e.g., PTO/Sit an original, and a duplicate for ication [Total red arrangement set forth below) riptive title of the Invention. References to Related Application ment Regarding Fed sponsored leance to Microfiche Appendix ground of the Invention. Summary of the Invention Description of the Drawings (if title and Description (c))	ree processing) Pages 20] ons R & D	6. Microfiche Computer Program (Appendix) 7. Nucleotide and/or Amino Acid Sequence Submission (if applicable, all necessary) a. Computer Readable Copy b. Paper Copy (identical to computer copy) c. Statement verifying identity of above copie ACCOMPANYING APPLICATION PARTS 8. X Assignment Papers (cover sheet & document(s))				
14.0		al Sheets 3	9. 37 CFR 3.73(b) Statement (when there is an assignee) Power of Attorney				
4. Oath or Deck a. X b. Incorporate of the end copy of is consistance of the end copy of the end copy of is consistance of the end copy of the e	Aration [To Newly executed (original or coperation) [To Copy from a prior application (3 (for continuation/divisional with English of the Signed statement attinuentor(s) named in see 37 CFR 1.63(d) (aration By Reference (useable if the disclosure of the prior application and is hereby the continuation of the disclosure of the disclosure of the disclosure of the disclosure of the prior application and is hereby the therein.	otal Pages 2 7 CFR 1.63(d)) fox 17 completed) NTOR(S) fached deleting the prior application, 2) and 1.33(b). Sox 4b is checked) faction, from which a fed under Box 4b, sure of the r incorporated by	10. English Translation Document (if applicable) 11. Information Disclosure Copies of IDS Statement (IDS)/PTO-1449 12. Preliminary Amendment 13. Return Receipt Postcard (MPEP 503) (Should be specifically itemized) 14. *Small Entity Statement filed in prior application Status still proper and desired (PTO/SB/09-12) 15. Certified Copy of Priority Document(s) (if foreign priority is claimed) 16. Other: *A new statement is required to be entitled to pay small entity fees, except where one has been filed in a pnor application and is being relied upon pusite information below and in a preliminary amendment: in-part (CIP) of prior application No: *Group / Art Unit:				
18. CORRESPONDENCE ADDRESS							
Customer Number or Bar Code Label (Insert Customer No. or Attach bar code label here) Or X Correspondence address below							
Name Address	Edel M. Young XILINX, INC. 2100 Logic Drive						
City	San Jose	State	California Zip Code 95124				
Country	l US	Telephone	408-879-4969 Fay 408-377-6137				

Name (print/Type) Edel M. Young Registration No. (Attorney/Agent) 32.451 Signature Date February 22, 200					100 077 0107
Signature Date February 22, 200	Name (print/Type)	Edel M. Young	Registration No. (Attorney	/Agent)	32,451
MACCO IN CARTAGORIA	Signature	Talel M Young		Date	February 22, 2000

Telephone

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231.

SYSTEM AND METHOD FOR ASSISTING IN THE DEVELOPMENT AND
INTEGRATION OF REUSABLE CIRCUIT DESIGNS
Carol A. Fields

FIELD OF THE INVENTION

The present invention generally relates to electronic design tools, and more particularly to assisting in the creation and usage of design modules that are amenable for reuse in other designs.

Anthony D. Williams

BACKGROUND

Increasingly complex functions are being implemented in ASIC and field programmable gate arrays (FPGAs) given recent advances in silicon technology. Design trends are shifting toward system-level integration in order to reduce the time-to-market and reduce development costs.

System-level integration relies on reuse of previously created designs, either from within an enterprise or from a commercial provider. The engineering community sometimes refers to these previously created designs as "design modules", "cores" or "IP" (intellectual property). As on-chip processors and large functional blocks become increasingly common, vendors are making complex design modules available for general usage, and companies are making modules for reuse within the respective organizations. These design modules are then integrated into larger systems by end-users.

For reusable design modules to be successful, they must be easy to use. Design modules that are amenable to reuse must be well documented, possess sufficient parameterization, have an understandable structure, follow certain coding guidelines, and be extensible for future usage. Reusable design modules should also have a well-planned and documented testbench. To varying degrees, many commercial and internal design modules satisfy these

33

34

objectives. However, the process and tools used to create a design module will often limit the ease and extent to which the objectives can be satisfied.

A method that address the aforementioned problems, as well as other related problems, is therefore desirable.

6 7

4

5

SUMMARY OF THE INVENTION

8 In various embodiments, the invention provides a method 9 and system for developing a reusable electronic circuit 10 design module and using the design module in a debug mode. In one embodiment, the functional design elements comprising 11 12 a design module are entered into a database along with 13 documentation elements that describe the design elements. 14 The functional design elements are linked with selected ones 15 of the documentation elements in the database. A testbench 16 is simulated with the design module, and the generated results are stored in a database and linked with the 17 18 functional design elements. By linking the design elements, 19 documentation, translation results, and simulation results, 20 the characteristics of the design module are easily 21 ascertained by a designer who is reusing the design module. 22 In another embodiment, a system includes a database, a 23 design inspector, a debugging-support module, and a functional simulator. The database is arranged for storage 24 25 of the design elements and documentation elements, and the 26 design inspector is coupled to the database. The design 27 inspector links the functional design elements with selected ones of the documentation elements. 28 29 debugging-support module is coupled to the simulator and to 30 the database, and generates a netlist from the design module, wherein the netlist is suitable for simulation. 31

The functional simulator is coupled to the debugging-

module, whereby simulation results are generated.

support module and simulates a testbench with the design

1 simulation results are entered in the database by the

2 debugging-support module and thereafter linked with the

3 design elements.

The above summary of the present invention is not intended to describe each disclosed embodiment of the present invention. The figures and detailed description that follow provide additional example embodiments and aspects of the present invention.

9 10

11

12

13

14

15

16

17

18

19

20

21

BRIEF DESCRIPTION OF THE DRAWINGS

Various aspects and advantages of the invention will become apparent upon review of the following detailed description and upon reference to the drawings in which:

FIG. 1 is a block diagram of a system for creating reusable design modules in accordance with one embodiment of the invention;

FIG. 2 is a flowchart of an process for developing reusable logic in accordance with one embodiment of the invention; and

FIG. 3 is a flowchart of a process for integrating reusable logic into a design in accordance with another embodiment of the invention.

222324

25

26

27

28

29

30

3132

33

DETAILED DESCRIPTION

The present invention is believed to be applicable to the process of creating reusable design modules for a variety of electronic circuit technologies. An example environment for creating design modules for field programmable gate arrays (FPGAs) is used to describe the various embodiments of the invention. While the present invention is not so limited, an appreciation of the present invention is presented by way of specific examples involving FPGAs.

In accordance with various embodiments of the invention, a design inspector tool works in conjunction with a design entry tool to assist in creating design modules

- 1 that are easy to reuse. Specifically, the design inspector
- 2 processes a design module to determine whether there is
- 3 documentation that conforms to specified criteria and
- 4 whether the design module conforms to other specified design
- 5 rules. Where the design module fails to conform to the
- 6 specified criteria, a report is provided so that the
- 7 deficiency can be remedied. In addition, the design
- 8 elements that comprise the design module, the associated
- 9 documentation, translation results, and simulation results
- 10 are linked in a database to assist in understanding
- 11 particular aspects of the design in view of simulation
- 12 results.
- The present invention supports two modes of operation.
- 14 The first mode is a design mode where the first instance of
- 15 a design module is created for reuse. The initial design
- 16 module may or may not be part of a fully operational system
- 17 or integrated with other modules. The second mode is an
- 18 integration mode where a reusable design module is
- 19 integrated with other design modules to create a netlist.
- 20 The netlist is translated and then simulated, wherein the
- 21 translation results and the simulation results are
- 22 correlated with the design modules and associated
- 23 documentation. After creating a physical implementation
- 24 from the netlist, the physical implementation is simulated,
- 25 and the simulation results are correlated with the design
- 26 modules and associated documentation. The final design, as
- 27 well as the design module as modified, can be saved in a
- 28 central depository for further reuse.
- 29 By inspecting for desired documentation and desired
- 30 design characteristics at appropriate stages and creating a
- 31 database of design modules, documentation, netlist, and
- 32 simulation results, easy-to-reuse design modules can be
- 33 created.
- FIG. 1 is a block diagram of a system for creating
- 35 reusable design modules in accordance with one embodiment of
- 36 the invention. System 100 includes database 102, which

17

18

19

20

21

22

2324

25

2627

28

29

30

3132

33

34

35

- 1 includes various design elements and associated
- 2 documentation elements. Design inspector 104, when
- 3 activated by the user, examines the design elements for
- 4 various predefined characteristics. For example, inspector
- 5 104 inspects for proper documentation, along with desirable
- 6 parameterization, security, revision control, hierarchical
- 7 arrangement, partitioning, and adherence to predetermined
- 8 design rules, all as embodied in logic within the design
- 9 inspector.

user interface 108.

Design entry tool 106 is used to initially create a design module, and in different embodiments may be an RTL editor, state machine editor, or schematic capture tool, for example. The user interacts with the various components via user interface logic 108, and design inspector 104 can be invoked either via design entry tool 106 or by the user via

Database 102 is created by design entry tool 106 via design inspector 104. Database 102 includes several design elements 110 that comprise a design module. Associated with the design elements are various documentation elements 112. The documentation elements may include, among other items, a datasheet, a functional block diagram, a state diagram, descriptions of blocks, intended usage, parameters that can be modified, effects of modifying parameters, expansion effects, descriptions of input and output signals, description of processing as well as other design

Database 102 not only provides a mechanism to reference documentation associated with various elements of a design, but also provides a mechanism to correlate the design elements and associated documentation with a netlist 114 and physical implementation 116, along with the functional simulation results 118 and physical simulation results 120. Since a design module will undergo various translations, e.g., synthesis, in progressing toward simulation, the

36 translation results are correlated with design elements and

descriptive information.

associated documentation in order to facilitate debugging a design. Thus, based on the simulation results, a designer can easily reference design information and documentation associated with the implementations.

When a designer is ready to begin testing and debugging a design, a netlist 114 is created. The netlist, along with a suitable testbench (not shown) is used to test the functionality of the design. The testbench is stored in a file which is correlated with the design elements. The design is simulated for functional correctness using functional simulator 122 and applying the testbench. Error and warning messages are written to the database and correlated with the design by debug support logic 124. Example functional simulators include Modelsim from Model Technology and VSS from Synopsys. The data resulting from the simulation is written to functional simulation results file 118.

In order to facilitate debugging, debugging support logic 124 correlates the simulation results from functional simulator 122 with design elements 110 and documentation elements 112 from database 102. For example, if design entry tool 106 is a state machine editor, errors are correlated to possible state or state transitions containing the error. For a schematic capture design entry tool, a correlation of the error to the vicinity of the schematic containing the error is provided. Correlation of simulation results to design elements and documentation elements enables display of the documentation via user interface 108.

Debugging support logic 124 tracks and correlates how the design module is translated. For example, HDL design constructs are traced from high-level design to design elements. In schematic C, any changes made by a translation tool are tracked.

After the errors discovered in the functional simulation have been corrected, the design can be physically implemented via implementation translators 128. Example

- 1 translators include DC2NCF, NGD2VHDL, and NGDZVER
- translators from Xilinx. Physical implementation 116 is a 2
- 3 netlist, for example.
- 4 Physical simulator 126 runs a simulation using a predefined
- 5 testbench and interfaces with debugging support logic 124 to
- 6 log the physical simulation results 120. The physical
- 7 simulation results are also correlated with the design
- 8 elements and documentation of database 102. By tracking the
- 9 translation of the design elements from high level design
- 10 through translation to the physical implementation, the
- 11 constructs of the high-level design are correlated with
- 12 elements in the physical implementation. This correlation
- 13 is then used by debugging support logic 124 to correlate the
- physical simulation results to the design and documentation 14
- 15 elements. In FPGA technology, the representation of the
- 16 design may differ from the implementation. Tracking the
- 17 changes as the design elements progress through the
- 18 translations and correlating the changes to the
- 19 documentation assists in reuse of a module.
- FIG. 2 is a flowchart of a process for developing 21 reusable logic in accordance with one embodiment of the
- 22
- The process generally entails entering and then 23 inspecting a design module, modifying the design to correct
- any deficiencies and then re-inspecting. The design module 24
- 25 is also inspected for a proper level of documentation.
- 26 design elements that comprise the design module and
- 27 documentation elements that are associated with the design
- elements are stored in a database for future reference. 28
- 29 addition to the design module, a testbench is created for
- use with the simulator. The testbench is also associated 30
- 31 with the design module for future use.
- At step 202, a design module is created using a design 32
- 33 entry tool that is adapted to provide the functions of the
- 34 present invention. A design script is also created by the
- 35 The design script contains the directives that
- 36 specify which tools to run, the order in which the tools are

to run, as well as options and environment variables for the tools. The design script is stored in a separate file.

The design module and script file are inspected at step 204 for selected design characteristics. For example, the characteristics may include desired parameterization, adherence to specified design rules, and a suitable hierarchical arrangement of the design. In addition, the design inspector checks that all ranges are enumerated and that there is a consistent number of multi-bit objects.

The design inspector is configured to enforce certain design rules. For example, the rules may include a certain number of spaces for indentation of the code, one statement per line, a maximum of 72 characters/line, use of tabs for tabular layout, no usage of abbreviations, capitalization rules, usage of suffixes, reserved uppercase for constants, usage of underscore character for separation of compound words, no misuse of reserved words, usage of "_n" for active low symbols, usage of "clk" prefix for clock signals, usage of a common clock name for all derived and synchronized clock signals, usage of symbolic names to define states in a finite state machine, proper usage of filename extensions for identification of file type, and language specific design rules (e.g., process labels).

For a desired hierarchical arrangement, the design inspector checks whether there are constants that can be changed to variables defined at the top sub-module level, and that there are no more than three levels of nesting. In addition, the design inspector checks that names are preserved across interfaces and hierarchical boundaries. The design inspector may also be programmed to provide a graphical representation of the present hierarchical arrangement to assist in tracking, adding, and deleting sub-modules.

Where the design module fails to conform to the selected characteristics, a report is provided to the designer at step 206. In response to the report by the

design inspector, the user may modify the design and then 1

2 re-inspect (step 208). The modify and re-inspect cycle may

3 be repeated as many times as required to achieve desired

4 design goals.

5 6

7

8

9

10

11 12

13

14

15 16

17

18

19

20

21

22

23 24

25

26

27

28

29

30

32

33

34

As part of the re-inspection, the design inspector tracks which of the design elements are changed from the prior inspection and reports which additional design elements are dependent on such changes. For example, changing the value of a constant causes the design inspector to report all sub-modules which use the constant.

At step 210, the design inspector is invoked to check that documentation has been entered for the design module and that the documentation conforms to characteristics imposed by the design inspector. At step 212, the documentation can be entered and/or updated in response to the report provided by the design inspector. Thereafter the design modules can be re-inspected.

There are numerous types of documentation that may be required. Examples include: copyright and confidentiality notices, brief descriptions, revision numbers, past and current authors, change histories, functionality descriptions, descriptions of code structure, variable definitions and side effects, enumeration of valid input data ranges, identifications of parameters not intended to be easily modified, and cross references to applicable industry standards. In addition it may be desirable to require documentation as to the implementation implications of modifying various parameters. For example, expanding a 16x16 multiplier may cause the multiplier to wrap into several columns of configurable logic blocks (CLBs) in a

31 field programmable gate array (FPGA). Once the desired documentation has been entered, the documentation elements and design elements that comprise the design module are linked in a database. The database

35 provides easy future reference to the design and

documentation, such as when the design has been implemented and has undergone several translation and simulation steps.

At step 216, a testbench is entered by the user using conventional tools. The testbench will also be referred to in this document as "simulation elements". Simulation elements are similar to design elements except that they are generated for the purpose of testing the functionality of the design. The testbench is inspected at step 218 by the design inspector, and at step 220, the characteristics of the testbench are reported to the user. The testbench is modified, as may be necessary, at step 222 and then re-inspected. The modify/re-inspect step may be repeated as necessary to correct any deficiencies.

At step 224, the documentation for the testbench is created, and the testbench is re-inspected. Example documentation for testbenches includes: documenting the features included in the testbench, enumeration of assumptions and omissions, description of an input sequence, description of expected output behavior, and a description of anticipated design flow. The elements that comprise the testbench and the associated documentation are added to the design database at step 226. Once the design and testbench have been suitably structured and documented and added to the database, the process is complete. The design module is then in a form that is amenable to reuse.

FIG. 3 is a flowchart of a process for integrating reusable logic into a design in accordance with another embodiment of the invention. The process generally entails integrating a design module, which was created in accordance with the process of FIG. 2, with other design modules to create a netlist. The resulting logic can then be documented, structured, and inspected to create a design module that can be saved for future integration with still other design modules.

35 At step 302, the desired design module is retrieved 36 from a central depository. The central depository may be a

- 1 tree structure of files containing design modules,
- 2 associated documentation, and test benches. The
- 3 documentation elements and testbench associated with the
- 4 selected design module are retrieved at step 304.

5 The selected design module is modified at step 306 in a

6 manner that is suitable for integration with other design

modules. The nature of the modifications to the selected

8 design module is dependent on the function and interfaces of

9 the modules with which the selected module is being

10 integrated. The documentation elements and testbench are

11 also modified as may be necessary.

At step 308, the new design (selected design module as integrated with other design modules) is translated into a netlist. The netlist is then written to a file at step 310. At step 312, the translation results are correlated with the design elements, documentation elements, and testbench elements of the central depository database. In order to correlate elements of the netlist with the original design elements, the elements generated during the translation process are associated in a database with the respective design elements from which they were generated.

The functional design is simulated at step 314, and the simulation results are written to a file at step 316. At step 318, the simulation results are correlated with the design elements, documentation elements, and testbench elements in the central depository database. The correlation provides a mechanism for the designer to trace particular portions of the simulation results back to the original design elements and associated documentation. If an error is discovered during functional simulation, the offending design elements can be changed, saved, reimplemented, and simulated as needed.

At step 320, the functional design is translated into a physical design using conventional tools adapted to work in conjunction with the present invention. The physical implementation is written to a file at step 322, and the

```
physical translation results are correlated with the design
     elements and documentation elements at step 324.
 2
          The following example illustrates the correlation of
 3
 4
     design elements to physical translation results.
 5
     following snippet of VHDL code is taken from a design that
 6
     implements a state machine.
 7
          constant IDLE_CNT
                              : INTEGER := 8;
 8
 9
10
          when STABILIZATION_WAIT =>
11
          ISOLATE
                          <= TRUE;
12
          TIMER_TICK
                          <= CLK_1K;
13
          if (IDLE_DONE = TRUE) then
14
               NEXT_STATE <=LINK WAIT;</pre>
15
          elseif (SCARRIER_PRESENT = TRUE) then
16
               NEXT_STATE <= VALID_START;</pre>
17
          else
18
               NEXT_STATE <= STABILIZATION_WAIT;</pre>
19
          endif;
20
21
          process (COUNT)
22
          begin
23
               if (COUNT < IDLE_CNT) then
24
                    IDLE_DONE <= '0';</pre>
25
26
                    IDLE_DONE <= '1';</pre>
27
               end if;
28
          end process;
29
30
    In documenting this portion of the design, the designer
31
    creates documentation for the design element
32
    STABILIZATION_WAIT indicating that a constant IDLE_CNT
33
    controls the variable IDLE_DONE, which influences what the
34
    transition to the LINK_WAIT state. Further documentation
35
    that is associated with IDLE_DONE explains the usage of
36
    IDLE_DONE and the implications of changing the constant
37
    value.
38
          The following snippet of code sets forth the physical
39
    translation results that is generated from the VHDL set
40
    forth above.
41
          defparam \current_state(0)/G .INIT = 16'hECCC;
42
         X_LUT4 \current_state(0)/G (
43
               .ADR0 (un26_count_3),
44
               .ADR1 (current_state[6]),
45
               .ADR2 (current_state[0]),
```

44

```
1
               .ADR3 (SCARRIER_PRESENT_c),
 2
               .0 (\current_state[0]/GROM )
 3
          );
 4
          defparam \current_state(0)/F .INIT = 16'h0001;
 5
          X_LUT4 \current_state(0)/F (
 6
               .ADR0 (current_state[1]),
 7
               .ADR1 (current_state[6]),
 8
               .ADR2 (current_state[2]),
 9
               .ADR3 (current_state[0]),
10
               .0 (\current_state[0]/FROM )
11
          );
12
         X_BUF \current_state(0) /XUSED (
13
               .I (\current_state[0]/FROM),
14
               .O (ISOLATE_iv)
15
          );
16
         X_FF \current_state(0)/FFY/ASYNC_FF (
17
               .I (\current_state[0]/GROM ),
18
               .CLK (RIC_CLK_c),
19
               .CE (VCC),
20
               .SET (GND),
21
               .RST (\current_state[0]/FFY/ASYNC_FF_GSR_OR ),
22
               .0 (current_state[0])
23
         );
24
25
         It can be seen in the physical translation that the
26
    state STABILIZATION WAIT has been renamed. Without
27
    correlation between the physical translation results and the
28
    functional design element, the designer would be left to
29
    determine which elements in the physical translation
30
    correspond to the elements in the design.
                                                 In this example,
31
    current_state[0] corresponds to STABILIZATION WAIT.
    assist the designer during test and debug activities,
32
33
    STABILIZATION_WAIT is correlated with current_state[0] by
34
    the translators and debugging support logic. Thus, when
35
    performing physical simulation, results that reference
36
    current_state[0] can be traced by the designer to the state
37
    STABILIZATION_WAIT, which has linked documentation that
38
    references the constant IDLE_CNT.
39
         The correlation of the physical translation results
40
    with the original design elements and documentation elements
41
    is especially helpful in the context of designs for
42
    programmable logic devices (PLDs). Example PLDs include
```

The FPGA-based physical implementation of a

field programmable gate arrays (FPGAs) that are available

from Xilinx.

step 308.

1 design may have little or no resemblance to the original

2 design module. Thus, it is beneficial to correlate elements

3 of the physical translation with the originating design

4 elements and associated documentation elements.

The physical implementation is simulated at step 326, and the simulation results are written to a file at step 328. At step 330, the simulation results are correlated with the design elements and documentation elements. If redesign is necessary, the appropriate design elements can be modified, and the process can be repeated beginning at

At step, 332, the new design is subjected to the process of FIG. 2. That is, the new design is processed by the design inspector to determine whether the selected design rules and documentation requirements have been adhered to.

Accordingly, the present invention provides, among other aspects, a system and method for creating reusable design modules for electronic circuits. Other aspects and embodiments of the present invention will be apparent to those skilled in the art from consideration of the specification and practice of the invention disclosed herein. It is intended that the specification and illustrated embodiments be considered as examples only, with a true scope and spirit of the invention being indicated by the following claims.

CLAIMS

1

- 2 What is claimed is:
- 3 1. A computer-implemented method for developing a reusable
- 4 electronic circuit design module, wherein the design module
- 5 is comprised of one or more functional design elements
- 6 comprising the design module, comprising:
- 7 entering the functional design elements into a
- 8 database;
- 9 entering documentation elements into the database;
- 10 linking the functional design elements with selected
- 11 ones of the documentation elements;
- simulating a testbench with the design module, whereby
- 13 simulation results are generated;
- storing the simulation results in the database; and
- linking the simulation results with the functional
- 16 design elements.

17

- 18 2. The method of claim 1, further comprising:
- 19 translating the functional design elements into a
- 20 netlist; and
- linking elements of the netlist with selected ones of
- 22 the functional design elements.

23

- 24 3. The method of claim 2, further comprising:
- 25 translating the functional design elements into a
- 26 physical implementation; and
- 27 linking elements of the physical implementation with
- 28 selected ones of the functional design elements.

29

- 30 4. The method of claim 1, further comprising:
- entering simulation elements in the database; and
- 32 linking the simulation elements to associated ones of
- 33 the design elements.

34

35 5. The method of claim 4, further comprising:

1 entering documentation for a design script in the 2 database; and 3 linking the documentation of the design script to the 4 design elements comprising the design module. 5 6 6. The method of claim 4, further comprising: 7 entering documentation for the simulation elements in 8 the database; and 9 linking the documentation for the simulation elements 10 with associated ones of the simulation elements. 11 12 7. The method of claim 6, further comprising: inspecting the functional design elements and 13 14 simulation elements for associated documentation; and 15 reporting documentation deficiencies in association 16 with the functional design elements and simulation design 17 elements. 18 19 The method of claim 1, further comprising: 20 inspecting the functional design elements for 21 associated documentation; and 22 reporting documentation deficiencies in association 23 with the functional design elements. 24 The method of claim 1, further comprising: 25 9. 26 inspecting the functional design elements for 27 undesirable design characteristics; and 28 reporting the undesirable design characteristics found 29 in the functional design elements. 30 The method of claim 9, further comprising: 10.

31

32 inspecting the functional design elements for

33 undesirable hierarchical characteristics; and

reporting discovered ones of the undesirable

35 hierarchical characteristics.

36

- 1 11. The method of claim 9, further comprising:
- 2 inspecting the functional design elements for adherence
- 3 to predefined design rules; and
- 4 reporting violations of the design rules.

- 6 12. The method of claim 11, further comprising providing
- 7 assistance in specifying the design rules for the functional
- 8 design elements.

9

- 10 13. The method of claim 9, further comprising:
- monitoring changes made to the functional design
- 12 elements; and
- indicating which of the functional design elements are
- 14 dependent on the changes.

15

- 16 14. The method of claim 1, further comprising:
- 17 translating the functional design elements into a
- 18 physical implementation; and
- 19 linking elements of the physical implementation with
- 20 selected ones of the functional design elements.

21

- 22 15. The method of claim 1, further comprising requiring
- 23 specification of parameters at a top level of a hierarchy of
- 24 the design module.

25

- 26 16. The method of claim 1, further comprising displaying
- 27 the functional design elements linked to errors in the
- 28 simulation results.

29

- 30 17. The method of claim 16, further comprising displaying
- 31 documentation elements associated with errors in the
- 32 simulation results.

- 34 18. An apparatus for developing a reusable electronic
- 35 circuit design module, wherein the design module is

- 1 comprised of one or more functional design elements
- 2 comprising the design module, comprising:
- 3 means for entering the functional design elements into 4 a database;
- 5 means for entering documentation elements into the 6 database:
- 7 means for linking the functional design elements with selected ones of the documentation elements; 8
- means for simulating a testbench with the design 9 10 module, whereby simulation results are generated;
- 11 means for storing the simulation results in the 12 database; and
- 13 means for linking the simulation results with the 14 functional design elements.

20

21

22

23

24

25

26

27

28

29

- 16 A system for developing a reusable electronic circuit 17 design module, wherein the design module is comprised of one 18 or more functional design elements comprising the design
- 19 module, comprising:
 - a database arranged for storage of the design elements and documentation elements;
 - a design inspector coupled to the database, the design inspector configured and arranged to link the functional design elements with selected ones of the documentation elements;
 - a debugging-support module coupled to the simulator and to the database, the debugging-support module configured and arranged to generate a netlist from the design module, wherein the netlist is suitable for simulation;
- a functional simulator coupled to the debugging-support 31 module, the simulator configured and arranged to simulate a 32 testbench with the design module, whereby simulation results 33 are generated; and
- 34 wherein the debugging-support module is further 35 configured and arranged to store the simulation results in

- 1 the database and link the simulation results with the
- 2 functional design elements.

1	SYSTEM	AND	METHOD	FOR	ASS:	IST	ING	IN	THE	DEVELOPMENT	AND
2		INT	EGRATIO	N OF	REU	JSAE	3LE	CIR	CUIT	DESIGNS	
3				Ca	rol	A.	Fie	elds			
4				Anth	ony	D.	Wil	lia	ms		

ABSTRACT

A system and method for developing a reusable electronic circuit design module are presented in various embodiments. In one embodiment, the functional design elements comprising a design module are entered into a database along with documentation elements that describe the design elements. The functional design elements are linked with selected ones of the documentation elements in the database. A testbench is simulated with the design module, and the generated results are stored in a database and linked with the functional design elements. By linking the simulation results, documentation, and design elements, the characteristics of the design module are easily ascertained by a designer who is reusing the design module.




FIG. 1





FIG. 2



DECLARATION FOR PATENT APPLICATION

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below adjacent to my name.

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of subject matter (process, machine, manufacture, or composition of matter, or an improvement thereof) that is disclosed and/or claimed and for which a patent is solicited by way of the application entitled

SYSTEM AND METHOD FOR ASSISTING IN THE DEVELOPMENT AND INTEGRATION OF REUSABLE CIRCUIT DESIGNS

which (check)				
[X] is attached hereto.[] and is amended by the[] was filed on[] and was amended on	as	Application Serial No.		·
I hereby state that I have revie including the claims, including				cation,
I acknowledge the duty to disc in accordance with Title 37, Co	close information whic ode of Federal Regulat	th is material to the examinations, $\S 1.56(a)$.	on of this a _l	pplication
I hereby claim foreign priority application(s) for patent or inverse foreign application for patent on which priority is claimed:	ventor's certificate liste	d below and have also identifi	ied below a	ny
Prior Foreign Application(s)			Priority (Claimed
(Number)	(Country)	(Day/Month/Year Filed)	Yes	No
(Number) (Number)	(Country)	(Day/Month/Year Filed)	Yes	No
I hereby claim the benefit und listed below	ler 35 U.S.C. § 119(e) of	f any United States provisiona	l applicatio	on(s)
(Application Number(s))	(Filing Dat	e (MM/DD/YYYY))		
I hereby claim the benefit und listed below and, insofar as an States application in the mann I acknowledge the duty to dislations, § 1.56(a) which occurr PCT international filing date of	ny subject matter of this ner provided by the first close material informated between the filing of	s application is not disclosed i st paragraph of Title 35, United tion as defined in Title 37, Cod	n the prior I States Co le of Federa	United de, § 112 al Regu-
(Application Serial No.)	(Filing Date)	(Status-patented, pen	ding, aband	doned)
(Application Serial No.)	(Filing Date)	(Status-patented, pen	ding, aban	doned)

Docket No.

X-560 US

I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and to transact all business in the United States Patent and Trademark Office connected herewith:

Edel M. Young (32,451), and Lois D. Cartier (40,941) located at Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124, and

LeRoy D. Maunu (35,274) located at Crawford, PLLC, 333 Washington Avenue N, Suite 5000, Minneapolis, Minnesota 55401.

Address all telephone calls to: Edel M. Young at Telephone No. (408) 879-4969

Address all correspondence to: Edel M. Young

Xilinx, Inc. 2100 Logic Drive

San Jose, California 95124

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Title 18, United States Code, § 1001 and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full name of sole or first inventor <u>Carol A. Fields</u>	
Inventor's signature <u>Carol (1 Field</u>	Date Tebruary 22, 2000
Residence 18430 Main Boulevard, Los Gatos, CA 95033	
Post Office Address 18430 Main Boulevard, Los Gatos, CA 95033	3
Full name second inventorAnthony D. Williams	
Inventor's signature	Date2/17/00
Inventor's signature 144 POTOMAC DR, LOS GATOS, CA95032 Residence 3500 Treetops Circle, San Bruno, CA 94066	Citizenship United Kingdom
Post Office Address <u>3500 Treetops Circle, San Bruno, CA 94066</u>	
Po Box 54149, SAN JOSE, CA 95154-4149	
Full name third inventor None	
Inventor's signature	_ Date
Residence	
Post Office Address	
Full name fourth inventorNone	
Inventor's signature	Date
Residence	_Citizenship
Post Office Address	

EMY:mom